Senior Standard Cell Library Design Manager

Job Details: Job Description: Foundational IP team under Foundry Design Technology Platform group has primary focus of Standard Cell Library development to support both Intel Product Teams and External customers. The team is looking for a highly motivated and experienced individual to lead the library development, and optimization of standard cell libraries to enable best-in-class IP and product design on all generations of Intel technology. Responsibilities include but are not limited to the following: Leads and manages the strong and vital organization of the Standard Cell Library team in Malaysia that spans across all functions of the Standard Cell Library organization. Collaborates and work closely with the Standard Cell Library Staff members who own various libraries and functions. Responsible for enabling teams to execute through clear goal setting, facilitating work, maintaining accountability, driving team results, and applying differentiated performance management. Works to continuously improve organization and development processes across all areas of design to improve efficiency and achieve quality standards. As a technical lead, you are responsible for leading the standard cell library development and optimization activities with active collaboration with process technologists, product design and IFS stakeholders, and EDA vendors to achieve best-in-class cell/block level PPA and competitive EoU (Ease of Use) through DTCO (Design-Technology Co-Optimization). Assume a leadership role managing a group of engineers, leaders, and managers in circuit design development, layout design development, extraction/characterization execution activities, FE/BE modeling, reliability/IR drop characterization, driving automation, and standardization of standard cell library development and validation flows. Supporting development and delivery of various process and PDK (Process Design Kits) production standard cell contents. Our goal is to define, design, develop, and deliver best-in-class production standard cell libraries. Work on designing and characterizing standard cell libraries in the latest technology node, while also advancing the concepts of circuit design at the transistor level, as well as modeling and analyzing performance. Work together with global teams from different functions and undergo enhanced quality checks for our library work. Engage with customers to understand new library requirements and identify PPA (Power, Performance, Area) knobs through DTCO solutions. Communicate effectively with customers to ensure that all project milestones are met on time. Track and prioritize tasks across multiple event releases and efforts simultaneously. #designenablement Qualifications: Required skills/experience: A high performer with 12 years of demonstrable experience in most of the standard cell library domains such as circuit design, std cell layouts, extraction, characterization, modeling, physical view abstraction, logic view modeling, reliability and IR drop characterization, validation, quality assurance, documentation and library releases including customer support. Deep working knowledge of digital logic design and standard cell library development in advanced nodes. Demonstrated ability to understand and interpret industry benchmarks, create and drive strategies, work independently, and simultaneously manage diverse and extensive assignments while remaining organized and productive in a complex environment. Strong self-initiative, persistence, and ability to deal with a high degree of ambiguity and task and deadline pressure. Strong written and verbal communication skills. Ability to synthesize abstract complex information into clear messages to create impactful presentations. Preferred skills/experience: In-depth knowledge in digital design including CMOS combinatorial logic and sequential circuit and layout, and familiarity with design tradeoffs as well as standard cell modeling, extraction, an ... (truncated, view full listing at source)