Physical Design Engineer - Neuromorphic Computing

Job Details: Job Description: The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful. The Opportunity: For nearly a decade, Intel's Neuromorphic Computing Lab-together with a global ecosystem of 250 research groups-has explored architectures, algorithms, and software inspired by the brain's extraordinary efficiency, scalability, and adaptability. Our Loihi series of research chips pioneered event-driven, sparse, and massively parallel neuro-inspired processing, fueling over 100 peer-reviewed publications that validate the promise of this novel approach. Now, we're entering an exciting new chapter: transforming these breakthroughs into real-world products that will power the coming era of physical AI systems-beyond the reach of GPUs and mainstream AI accelerators. If you are passionate about pushing the boundaries of computing, from transistor-level innovation to software abstractions, join us. Help define the next wave of AI technology that harnesses the proven advantages of Intel's neuromorphic computing technology with the versatility demanded by modern AI workloads. Position Overview: We are growing our silicon team, seeking physical design engineers passionate about innovation at the intersection between emerging semiconductor technology and novel computing paradigms. As a member of Intel's neuromorphic silicon team, you will play a hands-on role in ensuring designs meet performance, area, power and scan coverage targets. An openness to learning new technologies and methodologies, such as asynchronous design, is essential. Responsibilities: • Understand design dataflow and chip-level floor-planning constraints to set up partition floorplans with macro/pin placements and keep-outs. • Work with RTL designers to define timing constraints; run synthesis and place-and-route trials; fix timing, EM/IR and DRC violations. • Run back-annotated VCSSDF simulations and iterate on meeting power/performance targets. • Write custom scripts and define tool flows to manipulate synthesis and physical design tools for low power/high performance custom designs. Qualifications: You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences. Minimum qualifications: • Bachelors & 4 years or Masters & 3 years or PhD with hands-on physical design experience. • 3 year of experience in synthesis, place and route and timing/layout closure. • 3 years of experience with scripting languages such as Perl, TCL, Python, etc. Preferred qualifications: • Experience in chiplet integration and/or advanced packaging. • Static timing experience with multiple interfaces (SerDes, UCIe, etc..) • Experience in Synopsys tools (Fusion Compiler, Primetime, VCS) • Experience in EDA/CAD software development using object-oriented programming languages like Java or C. • Experience in asynchronous architectures and circuits. Job Type: College Grad Shift: Shift 1 (United States of America) Primary Location: US, Oregon, Hillsboro Additional Locations: US, California, Folsom, US, California, San Jose, US, California, Santa Clara Business group: Intel makes possible the most amazing experi ... (truncated, view full listing at source)